

基于Verilog-A的电容式MEMS加速度计模型

作者: 赵楷^{1,2}, 熊斌¹, 车录锋¹

单位: 1. 中国科学院上海微系统与信息技术研究所, 传感技术联合国家重点实验室, 上海 200050 2. 中国科学院研究生院, 北京 100039

基金项目:

摘要:

本文分析了传统MEMS电容式加速度计模型的不足, 根据三明治结构电容式加速度计的特点, 考虑了寄生电容和热机械噪声的影响, 建立了用Verilog-A硬件描述语言实现的模型。该模型与主流集成电路设计环境相兼容, 具有很强的可移植性。模拟验证结果表明, 该模型如实反映了MEMS电容式加速度计的工作状态, 能够为设计单片集成的微弱电容检测电路提供有效的帮助。

关键词: MEMS加速度计 Verilog-A模型 寄生电容 热机械噪声

A Verilog-A Model for Capacitive MEMS Accelerometers

Author's Name: Kai Zhao^{1,2}, Bin Xiong¹, Lufeng Che¹

Institution: 1. Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences, State Key Laboratory of Transducer Technology, Shanghai 200050 2. Graduate school of the Chinese Academy of Sciences, Beijing 100039

Abstract:

A new simulation model for sandwich capacitive accelerometers is proposed. Stray capacitance and thermo-mechanical noise is taken into account of the model which is implemented in Verilog-A HDL. This model is portable and compatible with the modern IC design environments. Simulation results show that it provides an effective approach for the design of monolithic capacitive sensor interfaces.

Keywords: MEMS Accelerometer, Verilog-A Model, Stray Capacitance, Thermo-mechanical Noise

投稿时间: 2010-04-12

[查看pdf文件](#)