

网络、通信与安全

## 片上通信结构——共享总线和NoC的分析与比较

周文彪<sup>1, 2</sup>, 张岩<sup>1</sup>, 毛志刚<sup>2</sup>

1. 哈尔滨工业大学 深圳研究生院, 广东 深圳 518055

2. 哈尔滨工业大学 微电子中心, 哈尔滨 150001

收稿日期 修回日期 网络版发布日期 2007-5-9 接受日期

**摘要** 采用模块化方法对集中式仲裁共享总线和二维网格片上网络(Network on Chip, NoC)的硬件开销和延迟进行了数学上的分析。在此基础上, 通过可综合Verilog代码对这两种片上通信结构在RTL级进行描述, 并建立了这两种通信方式的周期准确级的功能验证和性能分析环境。结果表明, 在同样工艺条件下, 共享总线的面积与NoC相比相当小; 但对于大规模片上系统通信, NoC的吞吐效率及带宽明显优于共享总线。

**关键词** [共享总线](#) [NoC](#) [路由](#) [片上通信](#)

分类号

## Performance analysis and comparison of shared bus and NoC on chip communication architecture

ZHOU Wen-biao<sup>1, 2</sup>, ZHANG Yan<sup>1</sup>, MAO Zhi-gang<sup>2</sup>

1. Shenzhen Graduate School of Harbin Institute of Technology, Shenzhen, Guangdong 518055, China

2. Microelectronics Centre of Harbin Institute of Technology, Harbin 150001, China

### Abstract

The paper analyzes some common features of the shared bus with centralized arbitration and two dimensional NoC through a modular method. First the two communication architectures are described with the synthesized Verilog language, and two function verification and cycle accurate performance analysis environments are also implemented to evaluate their performance. The experiment result shows the shared bus is considerably smaller in area than NoC for the same technology, but the throughput efficiency and bandwidth of NoC obviously outperforms the shared bus for large-scale on-chip communication.

**Key words** [shared bus](#) [Network on Chip \(NoC\)](#) [router](#) [on-chip communication](#)

DOI:

通讯作者 周文彪

### 扩展功能

#### 本文信息

▶ [Supporting info](#)

▶ [PDF\(1125KB\)](#)

▶ [\[HTML全文\]\(0KB\)](#)

▶ [参考文献](#)

#### 服务与反馈

▶ [把本文推荐给朋友](#)

▶ [加入我的书架](#)

▶ [加入引用管理器](#)

▶ [复制索引](#)

▶ [Email Alert](#)

▶ [文章反馈](#)

▶ [浏览反馈信息](#)

#### 相关信息

▶ [本刊中 包含“共享总线”的 相关文章](#)

▶ [本文作者相关文章](#)

· [周文彪](#)

·

· [张岩](#)

· [毛志刚](#)