系统工程与电子技术 2010, 32(11) 2484-2488 DOI: 10.3969/j.issn.1001-

506X.2010.11.48 ISSN: 1001-506X CN: 11-2422/TN

本期目录 | 下期目录 | 过刊浏览 | 高级检索

[打印本页] [关闭]

软件、算法与仿真

一种异构多核片上系统的SystemC系统级综合方法

针对传统集成电路综合方法的不足,提出了一种异构多核片上系统的SystemC系统级综合方法。阐述了系 Supporting info 统级综合的SystemC非定时设计输入模型,给出了多核控制器做复杂控制和算法IP做运算加速的目标片 上系统架构及综合流程。在此基础上开发了SystemC系统级综合集成开发环境,并进行了通信处理异构多 核片上系统的设计和实现。实验结果表明,该方法有效地提高了软硬件混合片上系统的设计效率, 缩短了 研制周期。

- 西北工业大学自动化学院, 陕西 西安 710072; 1.
- 北京计算机技术及应用研究所, 北京 100854; 2.
- 清华大学电子工程系, 北京 100084

摘要:

针对传统集成电路综合方法的不足,提出了一种异构多核片上系统的SystemC系统级综合方法。阐述了系统级综 合的SystemC非定时设计输入模型,给出了多核控制器做复杂控制和算法IP做运算加速的目标片上系统架构及综 合流程。在此基础上开发了SystemC系统级综合集成开发环境,并进行了通信处理异构多核片上系统的设计和实 现。实验结果表明,该方法有效地提高了软硬件混合片上系统的设计效率, 缩短了研制周期。

关键词: 大规模集成电路 SystemC 系统级综合 体系结构

SystemC system level synthesis method for heterogeneous MPSoC

Aiming at the shortcoming of the traditional large scale integrated circuit synthesis method, ▶系统级综合 a novel SystemC electronic system level synthesis (SLS) method is proposed. The 体系结构 heterogeneous multiprocessor system on a chip (MPSoC) hardware architecture which is the target for a system level synthesis system and a SLS synthesis flow are described. The SLS method supports a SystemC untimed model as its design entry and adopts the target MPSoC hardware architecture that has a multiprocessor as the controller and algorithmic IPs as computation accelerators. Furthermore, a system level synthesis integrated development environment (IDE) is implemented, and a MPSoC processor is developed with the IDE. Experimental results show that the proposed synthesis method improves the efficiency of software/hardware mixed MPSoC systems effectively and reduces the time put on the market.

- School of Automation, Northwestern Polytechnical Univ., Xi' an 710072, China;
- 2. Beijing Inst. of Computer Technology and Application, Beijing 100854, China;
- 3. Dept. of Electronic Engineering, Tsinghua Univ., Beijing 100084, China

Abstract:

Aiming at the shortcoming of the traditional large scale integrated circuit synthesis method, a novel SystemC electronic system level synthesis (SLS) method is proposed. The heterogeneous multiprocessor system on a chip (MPSoC) hardware architecture which is the target for a system level synthesis system and a SLS synthesis flow are described. The SLS method supports a SystemC untimed model as its design entry and adopts the target MPSoC hardware architecture that has a multiprocessor as the controller and algorithmic IPs as computation accelerators. Furthermore, a system level synthesis integrated development environment (IDE) is implemented, and a MPSoC processor is developed with the IDE. Experimental results show that the proposed synthesis method improves the efficiency of software/hardware mixed MPSoC systems effectively and reduces the time put on the market.

Keywords: large scale integrated circuit SystemC system level synthesis (SLS) architecture

收稿日期 修回日期 网络版发布日期

DOI: 10.3969/j.issn.1001-506X.2010.11.48

基金项目:

通讯作者:

作者简介:

扩展功能

本文信息

- PDF(OKB)
- ▶ [HTML全文]
- ▶参考文献[PDF]
- ▶ 参考文献

服务与反馈

- ▶把本文推荐给朋友
- ▶加入我的书架
- ▶加入引用管理器
- ▶ 引用本文
- ▶ Email Alert
- ▶ 文章反馈
- ▶浏览反馈信息

本文关键词相关文章

- ▶大规模集成电路
- **▶** SystemC

本文作者相关文章 PubMed

作者Email:

参考文献:

本刊中的类似文章

- 1. 黄力, 陈洪辉, 罗雪山.C⁴ISR体系结构设计工具的产品一致性维护方法[J]. 系统工程与电子技术, 2010,32(3): 540-543
- 2. 葛冰峰,陈英武,王军民,赵华·基于功能的武器装备体系结构描述方法[J]. 系统工程与电子技术, 2010,32(1): 94-99
- 3. 魏颖, 沈湘衡·基于混合体系结构的软件可靠性评估方法与应用[J]. 系统工程与电子技术, 2010,32(4): 877-880
- 4. 倪枫, 王明哲, 周丰, 杨翠蓉·可执行体系结构的HCPN建模方法[J]. 系统工程与电子技术, 2010,32(05): 959-965
- 5. 倪枫,王明哲,郭法滨,宋阿妮.基于面向对象思想的SoS体系结构设计方法[J]. 系统工程与电子技术, 2010,32 (11): 2367-2373

Copyright by 系统工程与电子技术