


文章 内容

标 题:	Adaptive explicitly parallel instruction computing for embedded systems
作 者:	LIAO Ji—rong . DONG Hai—tao
发表年限:	2003
发表期号:	6
单 位:	(1. School of Computing, National University of Singapore, Singapore 117543; 2. National Laboratory of Computational Fluid, Beijing University of Aeronautics and Astronautics, Beijing 100083, China)
关键词:	adaptive EPIC ; instruction synthesis; dynamic reconfiguration
摘 要:	<p>Reconfigurable hardware offers the embedded system s the potential for significant performance improvements by providing support for application—specific operations. Adaptive Explicitly Parallel Instruction Computing is a prototype model such that fine—grain and dynamically reconfigurable structure is tightly coupled with a generic EPIC machine. AEPIC allows application program s to add specialized functional units yielding a dynamically varying instruction set interface to the running application without compromising current compatibility model. Two advantages of AEPIC are① dynamic configuration support; ③application specific instruction set synthesis. In order to investigate the idea of AEPIC s potential realistic experiments are conducted in an environment that incorporates the A EPIC simulator and actual reconfigurable hardware of Xilinx FPGA. Results show that AEPIC can achieve the similar or higher perform —ance at a much lower execution frequency, com pared with EPIC.</p> <p> Adaptive expl icitl y paral l el instruction com puting.pdf</p>

打印

关闭