

[1] 张 怡,崔永军,杨晓亚,等.基于FPGA的RS编码器设计与实现[J].弹箭与制导学报,2009,5:242.

ZHANG Yi,CUI Yongjun,YANG Xiaoya,et al.Design and Realization of RS Encoder Based on FPGA[J],2009,5:242.

[点击复制](#)

基于FPGA的RS编码器设计与实现(PDF)

《弹箭与制导学报》 [ISSN:1673-9728/CN:61-1234/TJ] 期数: 2009年第5期 页码: 242 栏目: 相关技术 出版日期: 2009-10-25

Title: Design and Realization of RS Encoder Based on FPGA

作者: 张 怡 1 ; 崔永军 1 ; 杨晓亚 2 ; 毛得明 1

1 西北工业大学电子信息学院, 西安 710129;2 西安陆军学院, 西安 710108

Author(s): ZHANG Yi 1 ; CUI Yongjun 1 ; YANG Xiaoya 2 ; MAO Deming 1

1 School of Electronics and Information, Northwestern Polytechnical University, Xi'an 710129, China; 2 Xi'an Military Academy, Xi'an 710108, China

关键词: 里德索洛蒙编码; 对称结构; 现场可编程逻辑阵列

Keywords: Reed - Solomon encode; symmetric coefficient; FPGA

分类号: TN919.3

DOI:

文献标识码: A

摘要: 通过对通信系统中RS编码器的分析和研究,发现传统的RS编码器存在电路结构复杂,处理速度慢 的问题。文中采用了一种新的编码器构造方法,利用生成多项式系数的对称性,在Quar tus7.0编译环境下设 计了对称结构的RS (255, 223) 编码器,且使用 ModelSim与Matlab 相结合的方法对编码器进行调试、仿真、验 证。仿真结果表明:编 码器性能良好,与已有的该项设计相比,具有速度快和占用硬件资源少的特点。

Abstract: By analyzing and researching the RS encoder in communication system, it is found the problems of complex circuit structure and low processing speed occurred to traditional RS encoder. Focused on the problems, a new encoder construction method was proposed. A RS (255, 223) encoder with symmetric coefficients of generator polynomial was implemented under the Quartus7.0, and test, simulation and validation were conducted under Matlab and ModelSim. The simulation result indicates that the performance of the encoder is better, and the encoder is featured with high speed and low hardware complexity.

参考文献/REFERENCES

- [1] E Savas, A F Tenca, C K Koc. A scalable and unified multiplier architecture for finite fields GF (p) and GF (2^m) [C] //Proceedings of the second International Workshop on Cryptography Hardware and Embedded Systems, CHES 2000, LNCS, Springer - Verlag:277-292, 2000.
- [2] E D Mastrovito. VLSI design for multiplication over finite fields [M]. Springer - Verlag, July, 1988: 297-309.
- [3] S T J Fenn, M Benaissa, D Taylor. Improved algorithm for division over GF (2ⁿ) [J]. Electronic Letters, 1993, 29 (5) :469-470.
- [4] 许春凤, 李健, 武文红.基于FPGA的RS (255, 223) 编码器的设计 [J].微计算机信息, 2006, 22 (26) : 183-184.
- [5] 张怡, 韩维.高速RS编码算法及FPGA实现 [J].弹箭与制导学报, 2005, 25 (1) :23-27.

导航/NAVIGATE

[本期目录/Table of Contents](#)[下一篇/Next Article](#)[上一篇/Previous Article](#)

工具/TOOLS

[引用本文的文章/References](#)[下载 PDF/Download PDF\(178KB\)](#)[立即打印本文/Print Now](#)

统计/STATISTICS

摘要浏览/Viewed

全文下载/Downloads 463

评论/Comments 185

[RSS](#) [XML](#)

[6] 王新梅, 肖国镇·纠错码·原理与方法 [M] ·西安: 西安电子科技大学出版社, 1991:259-268.

[7] Peter Sweeney, 俞越, 张丹·差错控制编码 [M] ·北 京:清华大学出版社, 2004:88.

[8] 陈英梅·RS码的研究及FPGA实现 [D] ·西安:西 安电子科技大学, 2001:33-45.

备注/Memo: 收稿日期:2008-12-09作者简介:张怡 (1958-), 女, 上海人, 副教授, 硕士研究生导师, 研究方向:通信、导航、制导与控制及多媒体与计算机通信等。
