Active and Passive Elec. Comp., September 2003, Vol. 26, pp. 129-132



SIMULATION OF A NOVEL BIPOLAR-FET TYPE-S, NEGATIVE RESISTANCE CIRCUIT

UMESH KUMAR*

EE. Department, IIT, Delhi, New Delhi-110016, India

(Received 18 June 2001; In final form 13 August 2001)

A new circuit which uses FET and bipolar transistor is given. It exhibits Type-S differential negative resistance and a theoretical explanation is appended along with PSPICE simulation.

Keywords: Negative resistance; Novel circuit; Bipolar FET device; Circuit simulation

1 INTRODUCTION

Solid state devices possessing differential negative resistance are very useful for a wide range of applications involving oscillation, amplification and logic operations.

Tunnel diodes can be used as microwave oscillator, tuned amplifier, mixer, logic gates, flip flops, counters, table multivibrator etc. Similarly, UJT can also be used as a relaxation oscillator. Wide applications of SCR in control systems are well known. However, the value of their negative resistance can be adjusted only slightly. Moreover, since they are not made of standard FET or bipolar transistors or both, their fabrication and mass production as integrated circuits is not feasible.

Another approach for inventing new solid state negative resistance devices is to combine FET and bipolar transistor with resistors. The first circuit which exhibited negative resistance characteristics and did not use internal bias was found in 1965 by Nagata [1].

After that a few more circuits were added. Basic procedure to generate these circuits was try and hit. No systematic method exists even today.

2 ALGORITHMS FOR GENERATING SUCH DEVICES

Recently in 1983, Chua, Yu and Yu [2] gave a somewhat reliable procedure to generate Type-N devices. Many circuits using this procedure are generated.

This procedure only helps in discriminating possible candidates which may exhibit negative resistance characteristics. This also cannot tell absolutely whether or not the circuit

^{*} E-mail: umesh@ee.iitd.ernet.in

ISSN 0882-7516 print; ISSN 1563-5031 online ${\rm (C)}$ 2003 Taylor & Francis Ltd DOI: 10.1080/08827510310001603393


will exhibit the negative resistance. The procedure is based on observations. A final 'yes' can be said only after simulation using SPICE or fabricating and checking the circuit.

Kumar and Nayak [3] proposed the algorithm in 1984 for generating type-S devices. However, this algorithm is also not ultimate and one cannot be one hundred percent sure whether or not the circuit is desirable. But this method is very efficient and gives a quick estimate about resistance values. Also it is not time-consuming and tells us whether the circuit will exhibit negative resistance.

3 NOVEL TYPE-S CIRCUIT DEVELOPED

A new circuit (Fig. 1) which uses two resistors, one n-channel FET and one n-p-n Bipolar transistor is presented. This circuit gives wide flexibility in curves and the design is simple since calculations involved are not very complex.

The operation of the circuit is like this. The circuit has $V_{GS} = 0$, so the current will pass through R_1 . FET and R_2 initially, I_B flowing is very small. So voltage V_{BE} will be developed at T_2 . When this voltage is equal to the cut in voltage of the base emitter junction 0.6 Volts, T_2 goes in saturation and V drops giving very high I.



THEORETICAL EXPLANATION OF THE NEW CIRCUIT 4

The current and voltage in the new circuit are shown in Figure 1. Now,

$$V_{BE} = \frac{R_2}{R_1 + R_2} V \tag{1}$$

and

$$\frac{\mathbf{V} - \mathbf{V}_{\mathrm{BE}}}{\mathbf{R}_1} = \mathbf{I} - \beta \mathbf{I}_{\mathrm{B}} \tag{2}$$

when $V_{BE} = 0.6$, transition occurs from Region 1 to Region 3. The voltage at which this takes place is from equation (1):

$$V = \frac{R_1 + R_2}{R_2} \times 0.6 \tag{3}$$




FIGURE 2

up to when the transition took place $I_{\rm B}$ was very small, not enough to put T_2 in saturation.

$$I = \frac{V_{BE}}{R_2} + \beta \left(\frac{V - V_{BE}}{R_1} - \frac{V_{BE}}{R_2} \right)$$
$$= \frac{V_{BE}}{R_2} + \beta \frac{V}{R_1} - \beta \frac{V_{BE}}{R_2}$$
$$\cong \beta \left[\frac{V}{R_1} - \frac{V_{BE}}{R_2} \right]$$
(4)

since V is very high and $R_1 > R_2$. For the values of the example

 $I = 0.2 \times 10^{-3}$ amp.

When transition takes place in Region-3 of Type-S curve, current of the order of 40 mA flows in the circuit with $V = V_{CE} = 0.2$ Volts which is saturation collector emitter voltage. The PSPICE simulation results are shown in Figure 2.

I flowing at this time depends on I_{GS} which is only several ohms (typically 5 ohms).

The resistance between D and S is several hundred kilo/ohms to several kilo/ohms. Hence, while finding V_{BE} , R_2 should be replaced by $R' = R_2 + r_{DS}$. We can design considering FET only without R_2 and necessary r_{DS} . While fabrication of this is useful, R_2 gives flexibility to locate transition points e.g. peak and valley points. Other FET bipolar circuits with more than two active devices are given in [4].

5 CONCLUSION

A new FET-Bipolar negative resistance Type S circuit is presented, explained and simulated. Design is simple in this case. The field is new and not much work has been done especially in FET circuits. The scope for future research is very wide.

References

- Nagata, M. (1965). A simple negative impedance circuit with no internal bias supplies and good linearity. IEEE. Trans., CT-12, 433–434.
- [2] Chua, L. O., Yu, J. B. and Yu, Y. Y. (1983). Negative resistance devices. Int. J. Circuit Theory and applications, 11, 161–186.
- [3] Umesh Kumar and Nayak, B. M. (1984). Latest trends in negative resistance circuits. IEEE Conference on Computers, Signal Processing and Systems, Bangalore, India, December, 1984, pp. 1387–1390.
- [4] Sharma, S. M. (1974). Current controlled (S-Type) negative resistance circuit. Int. J. Electronics, 37(2), 209-218.