# A Novel Optoelectronic Device Complimentary to Photodetector

Yeul Na, Dany Ly-Gagnon, David A.B Miller, and Krishna C. Saraswat Department of Electrical Engineering, Stanford University, Stanford, CA 94305 USA

Email: narii@stanford.edu

**Abstract:** We experimentally demonstrate the first complimentary device to photodetector – output current decreases upon shining light. The device enables receiver-less optical interconnect scheme in conjunction with a conventional photo transistor. **OCIS codes:** (250.0250) Optoelectronics; (250.040) Detectors

#### 1. Introduction

Interconnect is expected to be a major problem in future high performance silicon chips in terms of latency, power and bandwidth. Optical on-chip interconnect has potential benefits to solve these problems. Because of very high carrier frequency, optical interconnect avoids the metal waveguide and resistive loss physics, thus high bandwidth is achievable. However, for short interconnect, energy/bit is still high compared to conventional copper wire. Some optical modulators [1] and lasers [2] approach power requirement for on-chip optical interconnect, but photodetector and receiver circuit still consume high power. While photodetector should not pose a basic challenge in power requirement, receiver circuit consume high power, and it only slowly decreases as technology node shrinks [3]. Receiver circuit is expensive in terms of both footprint and power dissipation.

To decrease receiver-end power consumption, receiver-less scheme has been proposed. To realize this, as shown in Fig. 1, we need a device which can operate as complimentary to the photodetector, i.e. decrease output current upon shining light, so can be used in conjunction with conventional photo transistor [4]. Utilizing band bending and gate depletion, we have demonstrated the first complimentary device to photodetector.



Fig. 1. Conceptual circuit diagrams for conventional optical receiver scheme and receiver-less scheme.

### 2. Operation mechanism

Fig. 2 shows device structure, an upside down MOSFET. With relatively low doping concentration ( $\sim 10^{17}$  cm<sup>-3</sup>) in the bottom p-type Si gate and high doping concentration ( $\sim 10^{20}$  cm<sup>-3</sup>) in the ultrathin (5nm or 7nm) polysilicon channel, the gate is initially depleted. Fig. 3 shows band diagram in vertical slice and Fig. 4 shows in horizontal slice.



Fig. 2. Device side-view diagram and top-view photo image.

## JThA26.pdf



Operation mechanism is as follow. (a) Since channel is n-type polysilicon and source/drain are heavily doped ntype, current normally flows from source to drain. (b) If light is incident onto the device, electron-hole pairs are generated in both depletion region of the Si gate and polysilicon channel. These electron-hole pairs generated in depletion region in gate are separated because of band bending in the gate. However, since channel is polycrystalline and highly doped, electron-hole pairs generated in channel quickly recombine, and negligible photocurrent is generated. (c) While holes are swept to bottom of the gate electrode, electrons pile up at gate-oxide interface. The electron pile-up pulls up band at gate-oxide interface and relaxes band bending in the gate. (d) To compensate the band bending relaxation, band bending occurs in the channel instead, which increases barrier between source and drain.

Careful design in thickness and doping concentration of the channel enables full depletion upon light shining and effectively cut-off or reduce drain current. The device operation can also be viewed as modulation of voltage by light shining at gate-oxide which controls output current in the depletion mode MOSFET.

#### 3. Fabrication

We used p-type Si doped to  $10^{17}$  cm<sup>-3</sup> as starting substrate. Then 10nm of thermal oxide is grown to be used as gate dielectric. On top of the gate dielectric, 5nm to 7nm thick n-type polysilicon in-situ doped to  $10^{20}$  cm<sup>-3</sup> is deposited by LPCVD and subsequently annealed at 900C for 3 hours. 10nm of low temperature SiO<sub>2</sub> (LTO) is deposited on top of the channel for protection. Then polysilicon channel and 100nm of substrate are dry etched to isolate the device. LTO is again deposited to protect polysilicon sidewalls. Then LTO is etched to create contact holes. The device is doped in PH<sub>3</sub> environment at 800C for 20min to create low resistance S/D contacts followed by Ti metallization. The process is explicitly CMOS compatible. As a first pass, we measured 20x25µm device.

#### 3. Result

For the optical measurement, we used 850nm wavelength laser as light source focused on 6nm diameter. Left graph of fig. 5 shows basic operation observed for the device with channel thickness of 5nm and drain voltage of 1V. With incident light,  $I_d$  is decreased. Target operation should be around threshold voltage, where output current should be high without incident light but still have good turn on/off ratio. One thing to note is that,  $I_d$ -V<sub>g</sub> curves have constant horizontal spacing, due to the mechanism that device is modulated by voltage modulation at gate-oxide interface, not by photocurrent directly. Right graph of fig. 5 shows voltage shift for different incident light power. Since the voltage modulation originates from relaxing band bending in the gate, it is obvious that there should be maximum voltage shift. In this device, maximum voltage shift of 0.57V is demonstrated, which is enough to be used in receiver-less scheme (Fig. 1). The figure also shows that in relatively low light, voltage shift is linearly dependent on logarithm of incident power. This also corresponds to operation mechanism and is expected through simulation.



Though device with 5nm-thick channel is more suitable for proof of concept, device with 7nm-thick channel shows better characteristic. 7nm channel is chosen because it is in between maximum depletion width of the channel under dark and under intense light. Fig. 6 shows  $I_d$ - $V_g$  curves under different light intensity, again with drain voltage of 1V. Without light, channel is not cut-off because it is thicker than maximum depletion width. Increasing incident light intensity increases maximum depletion width, and around  $0.3\mu$ W or  $0.6nW/\mu$ m<sup>2</sup>, channel finally starts to cut-off. With this design, we demonstrated very high on/off contrast ( $0.11\mu$ A/µm or  $2.2\mu$ A to  $0.0016\mu$ A/µm or  $0.032\mu$ A at -3V) under only  $0.6nW/\mu$ m<sup>2</sup> of incident light.



Fig. 6 I<sub>d</sub>-V<sub>g</sub> and gate voltage shift of the device with 7nm-thick channel

#### 4. Conclusion

We have experimentally shown the first complimentary device to photodetector with output current reduction with light incident. The device is explicitly CMOS compatible and highly scalable. We have successfully observed voltage shift of Id-Vg curve as big as 0.30V in  $0.06\mu W/\mu m^2$  and maximum voltage shift of 0.57V in  $2\mu W/\mu m^2$  in  $20x25\mu m$  device. We also observed that with careful design,  $0.11\mu A/\mu m$  of current can be cut-off to  $0.0016\mu A/\mu m$  under only  $0.6nW/\mu m^2$  of incident light.

#### 4. References

[1] J.Liu et al., "Waveguide-integrated, ultralow-energy GeSi electro-absorption modulators", Nature Photonics 2, 433-437 (2008).

[2] D.Englund et al., "Ultrafast photonic crystal lasers", Laser & Photonics Reviews 2, 264-274 (2008).

[3] D.A.B. Miller et al., "Device Requirements for Optical Interconnects to Silicon chips", Proc. IEEE 2009, 97(7) 1165-1185.

[4] Ali K. Okyay et al., "CMOS Compatible Silicon-Germanium Optoelectonic Switching Device: Bringing Light to Latch", IEEE Trans. Electron Dev., Vol.52, No.12, pp.3253-3259 (2007).